A new realization of RMS detector, employing two CCCIIs (controlled current conveyors), metal-oxide-semiconductor transistors and single grounded capacitor is present in this paper, without any external resistors and components matching requirements. The proposed circuit can be applied in measuring the RMS value of periodic, band-limited signals. The proposed circuit is very appropriate to further develop into integrated circuits. The errors related to the signal processing and errors bound were investigated and provided. To verify the theoretical analysis, the circuit PSpice simulations have also been included, showing good agreement with the theory.
INTRODUCTION
RMS (root-mean square) amplitude is a consistent, useful and standard way to measure and compare dynamic signals of all shapes and sizes. RMS detectors of various designs can be found in many applications in the fields of communication and of measurement systems [1, 2] . RMS detectors based on Joule heating provide good accuracy and wide bandwidth. However, the rather complex packaging requirements do not lead to a low-cost solution. Diode detectors based on the square-law are traditionally employed in communication systems as a form of power measurement because of their favourable highfrequency performance and low-cost. However, elaborate compensation techniques are required to make them meet the demands of most applications. Dynamic range and temperature stability also limit their application.
Different methods have been reported for the precision measurement of the RMS value of an AC voltage, such as sampling [3] , Monte Carlo [4] , and the wavelet transform [5, 6] . The implicit RMS converter described in [7] [8] [9] [10] [11] [12] , has been used for many years. Although many data sheets and textbooks include a mathematical discussion of the operation of these circuits, this type of RMS detector design is seen as insufficiently efficient in adequately processing the input multi-harmonic signals. Most of these devices are similarly built up from two main parts: a full-wave rectifier (or absolute-value) circuit and a multiplier/divider circuit employing a log-antilog principle. Due to the bandwidth and the slow rate of the full-wave rectifier, the highfrequency performances of these devices are limited to less than 5 MHz. Design techniques based on bipolar dynamic trans-linear circuits have been proposed to implement true RMS-to-DC converters [13, 14] . Although these scheme require only NPN transistors, their circuits are operated in only one quadrant and employ full-wave rectifier. A new design technique for RMS-to-DC converter that design around a dual trans-linear-based squarer circuit is proposed in [15, 16] , where the input current can be a two-quadrant current signal. Because the full-wave rectifier is not required by this conversion scheme, the circuit exhibits a wide bandwidth, but limited compared to thermal-based or diode-based detectors (due to input interference) [17] .
Second-generation current conveyors (CCIIs), first introduced in [18] , are functionally flexible and versatile. The current-mode circuits have been receiving considerable attention due to their potential advantages such as inherently wide bandwidth, higher slew-rate, greater linearity, wider dynamic range, simple circuitry and low power consumption. The CCII is a reported active component, especially suitable for a class of analogue signal processing. However, the CCII based circuit for measurement the RMS value of multi-harmonic voltage signal has not been reported so far [19] . On the other hand, the CCII can not control the parasitic resistance at x (R x ) port so when it is used in some circuits, it must unavoidably require some external passive components, especially the resistors. This makes it not appropriate for IC implementation due to occupying more chip area, high power dissipation and without electronic controllability. The introduced second-generation current controlled conveyor (CCCII) has the advantage of electronic adjustability over the CCII [20] . Also, the use of dual-output current-conveyors is found to be useful in the derivation of current-mode single input circuits [21] [22] [23] .
The features of the proposed circuit are that: the circuit description is very simple; it employs two CCCIIs and single grounded capacitor as passive component, which is suitable for fabrication in monolithic chip, which makes it suitable for high-frequency operations [24] . The time constant of integrator can be electronically controlled [25] . Differently form previous works, exact integration on a period is performed instead of estimating the mean value Fig. 2 . Schematic of the CMOS CCCII with a low pass filter. In terms of frequency range, the proposed circuit operation covers a wide range of as many as six decades, with increased linearity and precision in determining the effective value. The performance of the proposed circuit are illustrated by PSpice simulations, they show good agreement with the calculation.
PROPOSED RMS MEASURING CIRCUIT
The proposed circuit for measuring the RMS value of multi-harmonic, band-limited input signal is shown in Fig. 1 . The NMOS transistors (T 1 , T 3 ) have positive threshold voltage V T n , while the PMOS transistor T 2 has negative V T p . The y port of the first CCCII is biased at the threshold voltages of the MOS transistors as
By introducing self-biasing, it is possible to avoid the necessity for external biasing and the entailing requirements for special band gap bias circuits; since all the internal bias voltages and currents are generated from each other, the bias levels are completely determined by the operating conditions.
The characteristics of the ideal CCCII are represented by the following hybrid matrix
If the CCCII is realized using CMOS technology, R x can be respectively written as
Here k is the physical trans-conductance parameter of the MOS transistor, defined as -12 . I B is the bias current used to control the intrinsic resistance at x port. In general, CCCII can contain an arbitrary number of z terminals; provide both directions of currents I z . The internal construction of the CMOS CCCII is shown in Fig. 2 . It should be noted that the first CCCII in Fig. 1 should has low impendance (R x1 ∼ = 0 ) by setting value of I B1 at the highest possible value allowed by the proposed configuration of CCCIIs in order to achieve low input impedance of the first CCCII. The real limit of the bias current is defined after simulation checks in Section 4. Also, the graph of the bias current vs R x will be also included. The second CCCII on Fig. 1 form current-mode inverting lossless integrator. Considering the circuit in Fig. 1 and using CCCII properties, the current transfer function of second CCCII is written as
If v input (t) > 0 , the current is conducted through the NMOS transistors T 1 to the output. However, if v input (t) < 0 , the PMOS transistor T 2 conducts the current to the output. Hence, the current-voltage relationships of the MOS transistors are given by
NMOS and PMOS transistors conduct in opposite halves of the input signal. Depending on the detected sign of the input signal (the control signal Sign), over the comparator, the position of the switches SW1 and SW2 can be determined (CMOS analogue switch like single-pole double-throw M axim MAX319), and the corresponding threshold voltage is connected to y port of the CCCII. Such control enables current input from the port z+ on the integrator at the interval in which the input voltage signal is positive, ie from the port z− when the input voltage is negative. If the input amplitude is below V T n(p) as in sub threshold circuits (very rare situation in practical applications), we will need to boost the level of the input signal. Assume that
It follows that:
The voltage formed in this way at the condenser C will generate current which will be equalized with the current of the T 3 transistor
From the above, it follows that
By choosing R x2 C = T and t 1 = T = 1/f , where T is the period of the input complex signal, it is clear that relation (8) represents a definition expression based on which it is possible to calculate the effective value of the input complex voltage signal. It is important to note that (8) is valid for any input signal (sine-, square-, triangular-wave), which is known to have a T period. The control signal Control can be generated in accordance with the detected zero-crossing of the input signal, over the edge-triggering T flip-flop. The flip flop toggles at any negative-to-positive sign reversal. Integration over a period occurs only if there is only a single zero-crossing transition (with positive slope) in a signal period, which is valid for most real signals. In the period in which the SW3 close, the C condenser is discharged to the zero voltage, thus preparing the integrator for the next round of charging process.
This kind of processing does not introduce limitations regarding the type of the signal and number of harmonics, that is being processed, ie this signal can contain nonharmonic components as well (inter-harmonics and subharmonics). However, it will be necessary to determine the period of such a complex signal, as it was done in [26] . The proposed circuit is very appropriate for hardware realization in integrated technology, and posses much simpler structure than circuits described in [7, [27] [28] [29] .
ERROR ANALYSIS
Taking into account the non-ideal current gains of the CCCIIs α 1 and α 2 (ignoring the effects of voltage gains), the output voltage (Fig. 1) is given by
Therefore, the parameters α 1 and α 2 are in the form of multiplier constants for cycles (two) of input voltage.
If equation (5) is not satisfied, the following inequality is obtained
It is observed in (10) that the square of the negative cycle of input signal is multiplied by k p /k n instead of unity. Fortunately, using ECCIIs [30] , α 1 = α 2 k p /k n = 1 can be adjusted. It is obvious that the relation (8) 
If the body-effect is considered, body-source voltage affects the threshold voltage, which is shown in equation
where V T is the threshold voltage when substrate bias is presented, V SB is source-to-body substrate bias, 2ϕ F is surface potential, and V T 0 is threshold voltage for zero substrate bias, γ = t ox /ε ox √ 2qε si N A is body effect parameter, t ox is oxide thickness, ε ox is oxide permittivity, ε si is permittivity of silicon, N A is doping concentration and q is charge of an electron. In the proposed peak detector, each body of every MOS transistor is connected to its source (V SB = 0 ) then V T = V T 0 , except for central positioned NMOS transistors in CCCIIs and transistors T 1 , T 2 , and T 3 (Fig. 1) . The body of transistor T 3 is actually connected to V SS , while its drain provides the voltage output. This output offset voltage cannot be eliminated. When a small deviation offset occurs, the output voltage, v out (t), in non-ideal condition becomes
A question is raised as of the nature of the output voltage in the proposed RMS detector in circumstances when ideal conditions are not met. For any divergence in the value of the parameter in relation to its nominal value, it is possible to determine the value of the output voltage and calculate the ensuing error. For example, in (12) , parameter α 3 is replaced with (1 + δα 3 /100)α 3 , where δα 3 represents the percentage divergence in the value of the α 3 parameter in relation to its nominal value, then the value of the output voltage V out is calculated. After this, the relative error in the measuring is calculated
But, how large is the uncertainty of error e , calculated in this way, if there are known the partial uncertainties of the parameters considered? The answer to this question ought to represent the uncertainty budget which is based on the procedures described in GUM [31] , and has been shown in Table 1 .
The values in Table 1 correspond to the case where all the parameters of interest are known within the limits of ±1 % in relation to their nominal values, based on a uniform distribution of probability. Further on, the input voltage is formed in such manner that its DC component, as well as amplitudes and phases of its harmonics, are set in random manner (uniform distribution), respectively. The specific nature of the uncertainty budget set in this manner is reflected in the fact that for certain parameters it is not possible to establish exact values for sensitivity coefficients, since the particular values are dependent on the form of the input voltage v input (t).
Intervals for possible values of those sensitivity coefficients, as well as their distributions, can be determined by fairly large number of simulation of the measuring procedure, by varying parameter values and harmonic content of input voltage. (*Sensitivity to changes in certain factors is a function of the form of the input voltage v input (t); *for practical reasons, uncertainty of parameters λ i v DSi has been expressed in percentages of one.).
• Sensitivity coefficients for parameters R x2 C and λ i v DSi do not depend on the waveform of input voltage and are known exactly.
• For parameters α i , λ i v DSi and k p /k n , it was found that sensitivity coefficients have the values in the interval from 0.0 to 0.5, with approximately uniform distributions.
• Sensitivity coefficient for parameter t 1 extends from 0.0 to approximately 3.0, with approximately hyperbolic distribution.
In Table 1 , sensitivity coefficients take their maximum values. For this case, the combined uncertainty is 1.9 %, consequently, the expanded uncertainty (for a coverage factor k = 2 ) is 3.8 %. It is clear that this figures are overestimated, but, for which amount? The GUM procedures do not offer the answer.
Regardless of the fact whether the base for the analysis of the uncertainty will be the uncertainty budget given in Table 1, this Table is useful because it yields information on the extent at which the variations in certain parameters influence the precision of measuring.
If some entries in Table 1 already are determined using simulations, varying parameters values and waveform of input voltage, it is reasonable to attempts that complete treatment of uncertainty estimation would be based on simulation of measuring procedure, as it is suggested in [31] . It can be expected that this approach offer more realistic uncertainty evaluation, given the fact that it does not imply any assumptions, neither regarding the distribution of the output value -the error in the measuring results, nor the distributions of the sensitivity coefficients values. Therefore, under the identical assumptions, we assumed that the input voltage has randomly set DC component, and amplitudes and phases of its harmonics; the observed parameters gain, in random manner, the value within the range of ±1 % around their nominal values. The result of implementation of the Monte Carlo variants is shown in Fig. 3 . The expanded measuring uncertainty obtained here amounts to 1.5 %, and it ought to be compared with the data obtained from the uncertainty budget (3.8 %, ie 1.6 %). The estimated error is much lower then in case of RMS detector presented in [27] . The number of individual simulations in the presented case was 2200. The simulations were performed assuming that the input voltage v input (t) has a DC component and ten harmonics, with randomly chosen amplitudes and phases. An almost identical result is obtained in the event when the selected number of harmonics is 3.
Impact of inter-harmonics and sub-harmonics
The experiments were repeated, in case the input voltage v input (t) should contain inter-harmonics, in addition to harmonics. The input voltage is represented by
For the reasons of simplification, ie alleviating the complexity of concrete calculations and reducing the time for performing simulations, it was decided to apply n = 3 . No suppositions were made concerning the amplitudes and phases of certain harmonics (ie the fact that amplitudes of harmonics in real systems tend to decrease, the later in the sequence they occur, etc.).
will gain random values within the range from 0 to 1, ie within the range from 0 to 2π . The number of individual simulation was 1500 (Fig. 4) . The measuring uncertainty obtained here amounts to 1.4 %. It can therefore be concluded that the system functions equally well when inter-harmonics are added to the input voltage.
SIMULATION RESULTS
The working of the proposed circuit has been verified using PSpice simulation program. The PMOS and NMOS transistors have been simulated by respectively using the parameters of a 0.25 µm TSMC CMOS technology [32] . The comparator has been simulated on base of the realization described in [33] . Comparator detects the passing of the voltage signal through zero, this way achieving synchronization of the measuring cycle with the frequency of the processed signal. This comparator triggers at about 2.5 mV, so the error is about 20 ns. This error can be ignored since there is no accumulation. Switches SW1-SW3 have been simulated using the parameters of CMOS analog switches MAX319/318 [34] . The positive-edge-triggered T flip-flop has been simulated using the parameters of D flip-flop 74LVC1G80 [35] . The aspect ratios of a PMOS and NMOS transistor are listed in Table 2 . The possible design of such bias voltages is shown in Fig. 5 , based on circuits proposed in [36] . In contrast to the circuit described in [36] , the simulation check involved the parameters defined in [32] , at temperatures T = −45 • C ), the temperature coefficient T C of the proposed circuits was 30 ppm/Cels. The circuit specified in [37] can also be used along with the solution described in the paper. Figure 6 shows the relation of the bias current I B vs port resistance R x for the proposed realization of the CCCII, implying the real limits of the bias currents in the possible practical implementation of the proposed RMS detector. To achieve the conditions defined in Section 2, the bias current needs to be set as I B1 = 260 µA so as to obtain low input port resistances of the first CCCII. By changing the bias current I B2 (second CCCII) we can change the time constant of the realized integrator.
During the simulation, the parameters of the input signals correspond to the values given in Table 3 , with fundamental frequency f = 1/T = 2.5 MHz. Figures 7  and 8 shows the typical performance characteristics of the proposed detector.
The results shown in Table 3 and on Figs. 7 and 8 confirm the possibility of highly-precise determination of the effective value of the input multi-harmonic signal, by using the proposed circuit. An error in calculating the RMS value of multi-harmonic signals is smaller than the detector proposed in [10, 38, 39] , where the structure of the proposed circuits are much simpler then in [27] .
In many applications, particularly in sensor signal processing, the inputs and outputs need to be analogue so that the unlimited resolution and accuracy that is possible with purely digital circuitry will not be available [40] .
CONCLUSION
In this paper an electronically tuneable current-mode RMS detector for measuring the RMS value of multiharmonic, band-limited input voltage signal has been presented. The proposed configuration is simple and can be electronically controlled. The proposed circuit require only single grounded capacitor as passive element, which is advantageous in integrated circuit implementation and high-frequency operations point of view. The calculation of the effective value has been performed in full accordance with the definition formula, successfully overcoming almost all of the shortcomings that hindered the calculation of the effective value using the realizations known so far. The PSpice simulation results were depicted, and agree well with the theoretical anticipation.
